μ-architectural protection of a RISC-V open-hardware processor