Cache-based Side-Channel Attacks on RISC-V processors